

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10083411	FILING DATE 02/27/2002	CLASS 716	SUBCLASS 13	GAU 2825	EXAMINER DO
**APPLICANTS: Stenberg Robert; Pavisic Ivan;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiners's initials		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> yes <input checked="" type="checkbox"/> no TB		ATTORNEY DOCKET NO 01-926 72242 (6653)	
TITLE : System and method for identifying and eliminating bottlenecks in integrated circuit designs					

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims 18	Print Claim for O.G. 1
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg. 4	Figs. Drwg. 7
		Print Fig. 2	
<input type="checkbox"/> TERMINAL DISCLAIMER		Primary Examiner	
		PREPARED FOR ISSUE	
		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)